Homepage   Forum     WEB     BBS  
Thread List  
Forum Guide Map  
Thread Content             
 Homepage  >> RFEDA FORUM  >> ASIC
   
VHDL vs Verilog which more popular?
Author pdang   Views 56   Posted at 2008/8/28 06:05  [View In Forum]
Which most prefer or popular? VHDL or Verilog?
      

Reply No. Replier Total Replies 29   [View All Replies]  [New Reply] Replied at
1 ct731 2008/8/28 06:05
2 netlgc I have found the reverse more VHDL, but certainly not one OR the other, tools support modules of either also .. 2008/8/28 06:05
3 bubulu 2008/8/28 06:05
4 ybyygu depends which country you are from 2008/8/28 06:05
5 fujun2013 2008/8/28 06:05
6 lassa IMHO, I think Verilog will probably become increasingly dominant in the future. Realistically though, VHDL is here to stay for a long time. This means several things.



1) You still need to own and know how to use VHDL tools.



2) You still need to know VHDL







2008/8/28 06:05
7 ybyygu We happened to be interviewing ASIC designers lately. The interesting thing is, the younger the candidate is, the more likely he knows VHDL better than Verilog. I guess recently more schools in US are offering VHDL courses than Verilog. It would be interesting to see which language dominates in 5 years.

2008/8/28 06:05
8 rickli I am much surprised. Verilog looks more popular, good news for VHDL programmers 2008/8/28 06:05
9 ct731 Whichever one gets adopted by the Analog design/synthesis tool developers will probably become the dominant one, then again they both will probably get used and we'll be right back where we started. 2008/8/28 06:05
10 knoxville for HDL language programmers all over the world



VHDL approx 55%

Verilog approx 40 %

other HDL language 5%



but i think VHDL is easier to use

especailly for synthesizable logic
2008/8/28 06:06
 Total Replies 29  Thread Per Page 10
Page 1/3  |<  <<   1 2 3   >>  >| 
Power by rfeda