Homepage   Forum     WEB     BBS  
Thread List  
Forum Guide Map  
Thread Content             
 Homepage  >> RFEDA FORUM  >> ASIC
   
AGC loop design problem
Author nnxd   Views 3   Posted at 2008/8/28 05:04  [View In Forum]
Hivvpckper
vvpckper
Does anyone know how to design an AGC loop for a 70MHz bandwidth signal?vvpckper
vvpckper
The output of the AGC will be supplied to a fast 160MHZ A/D.vvpckper
vvpckper
What are the main design topology, which parts are preferred to used,vvpckper
vvpckper
Does anyone have a schematic of such a design?vvpckper
vvpckper
vvpckper
vvpckper
I will be very grateful,vvpckper
vvpckper
Thanks
      

Reply No. Replier Total Replies 0   [View All Replies]  [New Reply] Replied at
No replies currently or prohibitted to show
 Total Replies 0  Thread Per Page 10
Page 1/0  |<  <<     >>  >| 
Power by rfeda